**Experiment 9**

**Aim:** To verify the truth tables of NOT, OR, AND, NOR, NAND, XOR, XNOR gates.

**Tools Used:** Virtual Labs

**Theory:** Logic gates are the basic building blocks of any digital system. Logic gates are electronic circuits having one or more than one input and only one output. The relationship between the input and the output is based on a certain logic. Based on this, logic gates are named as

* AND gate
* OR gate
* NOT gate
* NAND gate
* NOR gate
* Ex-OR gate
* Ex-NOR gate

**AND gate:** The AND gate is an electronic circuit that gives a high output (1) only if all its inputs are high and low output (0) when all or any one input is low. A dot (.) is used to show the AND operation i.e. A.B or can be written as AB.


**Y=A.B**  


Fig 1: Symbol of AND Gate

|  |  |  |
| --- | --- | --- |
| A | B | Y(Output) |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Table 1: Truth Table of AND Gate

A simple 2-input logic AND gate can be constructed using RTL (Resistor-Transistor-Logic) switches connected together as shown below with the inputs connected directly to the transistor bases. Both transistors must be saturated “ON” for an output at Q.




Fig 2: AND Gate Through RTL Logic

**OR gate:** The OR gate is an electronic circuit that gives a high output (1) if one or more of its inputs are high and gives lower output (0) when if all the inputs are low. A plus (+) is used to show the OR operation.

**Y= A+B**




Fig 3: Symbol of OR Gate

|  |  |  |
| --- | --- | --- |
| A | B | Y(Output) |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Table 2: Truth Table of OR Gate

OR gate can be realized by DRL (Diode-Resistance-Logic) or by TTL (Transistor-Transistor-Logic). Presently, we will learn how to implement the OR gate using DRL (Diode-Resistance-Logic). To realise OR gate, we will use a diode at every input of the OR gate. The anode part of diode is connected with input while the cathode part is joined together and a resistor, connected with the cathode is grounded. In this case, we have taken two inputs which can be seen in the circuit below.




Fig 4: OR Gate Through DRL Logic

When both the inputs are at logic 0 or low state then the diodes D1 and D2 become reverse biased. Since the anode terminal of diode is at lower voltage level than the cathode terminal, so diode will act as open circuit so there is no voltage across resistor and hence output voltage is same as ground. When either of the diodes is at logic 1 or high state then the diode corresponding to that input is forward bias. Since this time anode is at high voltage than cathode therefore current will flow through forward biased diode and this current then appears on resistor causing high voltage at output terminal also. Hence at output we get high or logic 1 or +5V. So, if any or both inputs are high, the output will be high or “1”.

**NOT gate:** The NOT gate is an electronic circuit that produces an inverted version of the input at its output i.e. it gives low output (0) when high input (1) is passed and it gives high output (1) when low input (0) is passed. It is also known as an inverter. If the input variable is A, the inverted output is known as NOT A. This is also shown as A' or A with a bar over the top, as shown at the outputs.

**Y= A'**




Fig 5: Symbol of NOT Gate

Table3: Truth Table of NOT Gate

|  |  |
| --- | --- |
| A | Y(Output) |
| 0 | 1 |
| 1 | 0 |

NOT gate can be realized through transistor.The input is connected through resistor R2 to the transistor’s base. When no voltage is present on the input, the transistor turns off. When the transistor is off, no current flows through the collector-emitter path. Thus, current from the supply voltage (Vcc) flows through resistor R1 to the output. In this way, the circuit’s output is high when its input is low.

When voltage is present at the input, the transistor turns on, allowing current to flow through the collector-emitter circuit directly to ground. This ground path creates a shortcut that bypasses the output, which causes the output to go low. In this way, the output is high when the input is low and low when the input is high.




Fig 6: NOT Gate Through Transistor

**NAND gate:** This is a NOT-AND gate which is equal to an AND gate followed by a NOT gate. The outputs of all NAND gates are high if any of the inputs are low. The symbol is an AND gate with a small circle on the output. The small circle represents inversion.

**Y= (A.B)’**




Fig 7: Symbol of NAND Gate

|  |  |  |
| --- | --- | --- |
| A | B | Y(Output) |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Table 4: Truth Table of NAND Gate

A simple 2-input logic NAND gate can be constructed using RTL (Resistor-transistor-logic) switches connected together as shown below with the inputs connected directly to the transistor bases. Either transistor must be cut-off or “OFF” for an output at Q.




Fig 8: NAND Gate Trough RTL Logic

**NOR gate:** This is a NOT-OR gate which is equal to an OR gate followed by a NOT gate. The outputs of all NOR gates are low if any of the inputs are high. The symbol is an OR gate with a small circle on the output. The small circle represents inversion.

**Y= (A+B)’**




Fig 9: Symbol of NOR Gate

|  |  |  |
| --- | --- | --- |
| A | B | Y(Output) |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Table 5: Truth Table of NOR Gate

A simple 2-input logic NOR gate can be constructed using RTL (Resistor-transistor-logic) switches connected together as shown below with the inputs connected directly to the transistor bases. Both transistors must be cut-off or “OFF” for an output at Q.

Note: NAND and NOR Gate are Universal Gates. Universal Gate is a gate which can implement any Boolean function without need to use any other gate type.




Fig 10: NOR Gate Through RTL Logic

**Ex-OR gate:** The 'Exclusive-OR' gate is a circuit which will give a high output if either, but not both of its two inputs are high. An encircled plus sign (⊕) is used to show the Ex-OR operation. Ex-OR gate is created from AND, NAND and OR gates. The output is high only when both the inputs are different.


**Y= A⊕B**  


Fig 11: Symbol of Ex-OR Gate

|  |  |  |
| --- | --- | --- |
| A | B | Y(Output) |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Table 6: Truth Table of XOR Gate




Fig 12: NOR Gate Using RTL

**Ex-NOR gate:** The 'Exclusive-NOR' gate circuit does the opposite to the EX-OR gate. It will give a low output if either, but not both of its two inputs are high. The symbol is an EX-OR gate with a small circle on the output. The small circle represents inversion. Ex-NOR gate is created from AND, NOT and OR gates. The output is high only when both the inputs are same.

**Y= (A⊕B)’**




Fig 13: Symbol of Ex-NOR Gate

|  |  |  |
| --- | --- | --- |
| A | B | Y(Output) |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Table 7: Truth Table of XNOR Gates






Fig 14: Ex-NOR Gate Through RTL Logic

**Circuit Diagram:**


1. AND Gate:




1. OR Gate:




1. NOT Gate:




1. NAND Gate:




1. NOR Gate:



1. Ex-OR Gate:




1. Ex-NOR Gate:




**Observations:**


1. AND Gate:
2. Simulator 1:




1. Simulator 2:




1. OR Gate:
2. Simulator 1:




1. Simulator 2:




1. NOT Gate:
2. Simulator 1:




1. Simulator 2:




1. NAND Gate:
2. Simulator 1:




1. Simulator 2:




1. NOR Gate:
2. Simulator 1:




1. Simulator 2:




1. Ex-OR Gate:
2. Simulator 1:




1. Simulator 2:



1. Ex-NOR Gate:
2. Simulator 1:



1. Simulator 2:



**Results and Conclusion:** The verification of the truth tables of NOT, OR, AND, NOR, NAND, XOR, XNOR gates has been done successfully.